More details on SpaceWire design document
The MD5 Message Digest implementation;
- Instantiates Altera or Xilinx (parameterized) libraries and can easily be converted other FPGA vendors or ASIC RTL.
- Runs at frequency up to xxx MHz.
- Uses xxx LE in Altera xxx device for node and xxx for xxx link routing switch.